The Art of Analog Layout
Home > Science, Technology & Agriculture > Electronics and communications engineering > Electronics engineering > Electronics: circuits and components > The Art of Analog Layout
The Art of Analog Layout

The Art of Analog Layout


     0     
5
4
3
2
1



Out of Stock


Notify me when this book is in stock
X
About the Book

For courses in Analog Layout. The first textbook in the field. This text provides students with a broad understanding of the issues involved in successfully laying out analog integrated circuits—ranging from the mechanics of layout to essential information about many related areas, such as device physics, processing, failure modes and effects, device operation, parasitics, and matching. It emphasizes practical knowledge.

Table of Contents:
(NOTE: Each chapter concludes with “Summary” and “Exercises.”) 1. Device Physics. Semiconductors. Generation and Recombination. Extrinsic Semiconductors. Diffusion and Drift. PN Junctions. Depletion Regions. PH Diodes. Schottky Diodes. Zener Diodes. Ohmic Contacts. Bipolar Junction Transistors. Beta. I-V Characteristics. MOS Transistors. Threshold Voltage. I-V Characteristics. JFET Transistors. 2. Semiconductor Fabrication. Silicon Manufacture. Crystal Growth. Wafer Manufacturing. The Crystal Structure of Silicon. Photolithography. Photoresists. Photomasks and Reticles. Patterning. Oxide Growth and Removal. Oxide Growth and Deposition. Oxide Removal. Other Effects of Oxide Growth and Removal. Local Oxidation of Silicon (LOCOS). Diffusion and Ion Implantation. Diffusion. Other Effects of Diffusion. Ion Implantation. Silicon Deposition. Epitaxy. Polysilicon Deposition. Metallization. Deposition and Removal of Aluminum. Refractory Barrier Metal. Silicidation. Interlevel Oxide, Interlevel Nitride, and Protective Overcoat. Assembly. Mount and Bond. Packaging. 3. Representative Processes. Standard Bipolar. Essential Features. Fabrication Sequence. Available Devices. Process Extensions. Polysilicon-Gate CMOS. Essential Features. Fabrication Sequence. Available Devices. Process Extensions. Analog BiCMOS. Essential Features. Fabrication Sequence. Available Devices. Process Extensions. 4. Failure Mechanisms. Electrical Overstress. Electrostatic Discharge (ESD). Electromigration. The Antenna Effect. Contamination. Dry Corrosion. Mobile Ion Contamination. Surface Effects. Hot Carrier Injection. Parasitic Channels and Charge Spreading. Parasitics. Substrate Debiasing. Minority-Carrier Injection. 5. Resistors. Resistivity and Sheet Resistance. Resistor Layout. Resistor Variability. Process Variation. Temperature Variation. Nonlinearity. Contact Resistance. Resistor Parasitics. Comparison of Available Resistors. Base Resistors. Emitter Resistors. Base Pinch Resistors. High-Sheet Resistors. Epi Pinch Resistors. Metal Resistors. Poly Resistors. NSD and PSD Resistors. N-Well Resistors. Thin-Film Resistors. Adjusting Resistor Values. Tweaking Resistors. Trimming Resistors. 6. Capacitors. Capacitance. Capacitor Variability. Process Variation. Voltage Modulation and Temperature Variation. Capacitor Parasitics. Comparison of Available Capacitors. Base-Emitter Junction Capacitors. MOS Capacitors. Poly-Poly Capacitors. Miscellaneous Styles of Capacitors. 7. Matching of Resistors and Capacitors. Measuring Mismatch. Causes of Mismatch. Random Statistical Fluctuations. Process Biases. Pattern Shift. Variations in Polysilicon Etch Rate. Diffusion Interactions. Stress Gradients and Package Shifts. Temperature Gradients and Thermoelectrics. Electrostatic Interactions. Rules for Device Matching. Rules for Resistor Matching. Rules for Capacitor Matching. 8. Bipolar Transistors. Topics in Bipolar Transistor Operation. Beta Rolloff. Avalanche Breakdown. Thermal Runaway and Secondary Breakdown. Saturation in NPN Transistors. Saturation in Lateral PNP Transistors. Parasitics of Bipolar Transistors. Standard Bipolar Small-Signal Transistors. The Standard Bipolar NPN Transistor. The Standard Bipolar Substrate PNP Transistor. The Standard Bipolar Lateral PNP Transistor. High-Voltage Bipolar Transistors. Alternative Small-Signal Bipolar Transistors. Extensions to Standard Bipolar. Bipolar Transistors in a CMOS Process. Advanced-Technology Bipolar Transistors. 9. Applications of Bipolar Transistors. Power Bipolar Transistors. Failure Mechanisms of NPN Power Transistors. Layout of Power NPN Transistors. Saturation Detection and Limiting. Matching Bipolar Transistors. Random Variations. Emitter Degeneration. NBL Shadow. Thermal Gradients. Stress Gradients. Rules for Bipolar Transistor Matching. Rules for Matching NPN Transistors. Rules for Matching Lateral PNP Transistors. 10. Diodes. Diodes in Standard Bipolar. Diode-Connected Transistors. Zener Diodes. Schottky Diodes. Diodes in CMOS and BiCMOS Processes. Matching Diodes. Matching PN Junction Diodes. Matching Zener Diodes. Matching Schottky Diodes. 11. MOS Transistors. Topics in MOS Transistor Operation. Modeling the MOS Transistor. Parasitics of MOS Transistors. Self-Aligned Poly-Gate CMOS Transistors. Coding the MOS Transistor. N-Well and P-Well Processes. Channel Stops. Threshold Adjust Implants. Scaling the Transistor. Variant Structures. Backgate Contacts. 12. Applications of MOS Transistors. Extended-Voltage Transistors. LDD and DDD Transistors. Extended-Drain Transistors. Multiple Gate Oxides. Power MOS Transistors. Conventional MOS Power Transistors. DMOS Transistors. The JFET Transistor. Modeling the JFET. JFET Layout. MOS Transistor Matching. Geometric Effects. Diffusion and Etch Effects. Thermal and Stress Effects. Common-Centroid Layout of MOS Transistors. Rules for MOS Transistor Matching. 13. Special Topics. Merged Devices. Flawed Device Mergers. Successful Device Mergers. Low-Risk Merged Devices. Medium-Risk Merged Devices. Devising New Merged Devices. Guard Rings. Standard Bipolar Electron Guard Rings. Standard Bipolar Hole Guard Rings. Guard Rings in CMOS and BiCMOS Designs. Single-Level Interconnection. Mock Layouts and Stick Diagrams. Techniques for Crossing Leads. Types of Tunnels. Constructing the Padring. Scribe Streets and Alignment Markers. Bondpads, Trimpads, and Testpads. ESD Structures. Selecting ESD Structures. 14. Assembling the Die. Die Planning. Cell Area Estimation. Die Area Estimation. Gross Profit Margin. Floorplanning. Top-Level Interconnection. Principles of Channel Routing. Special Routing Techniques. Electromigration. Minimizing Stress Effects. Appendix A: Table of Acronyms Used in the Text. Appendix B: The Miller Indices of a Cubic Crystal. Appendix C: Sample Layout Rules. Appendix D: Mathematical Derivations. Appendix E: Sources for Layout Editor Software. Index.


Best Sellers


Product Details
  • ISBN-13: 9780130870612
  • Publisher: Pearson Education (US)
  • Publisher Imprint: Pearson
  • Language: English
  • Spine Width: 26 mm
  • Width: 263 mm
  • ISBN-10: 0130870617
  • Publisher Date: 27 Oct 2000
  • Binding: Hardback
  • No of Pages: 539
  • Weight: 1195 gr


Similar Products

Add Photo
Add Photo

Customer Reviews

REVIEWS      0     
Click Here To Be The First to Review this Product
The Art of Analog Layout
Pearson Education (US) -
The Art of Analog Layout
Writing guidlines
We want to publish your review, so please:
  • keep your review on the product. Review's that defame author's character will be rejected.
  • Keep your review focused on the product.
  • Avoid writing about customer service. contact us instead if you have issue requiring immediate attention.
  • Refrain from mentioning competitors or the specific price you paid for the product.
  • Do not include any personally identifiable information, such as full names.

The Art of Analog Layout

Required fields are marked with *

Review Title*
Review
    Add Photo Add up to 6 photos
    Would you recommend this product to a friend?
    Tag this Book Read more
    Does your review contain spoilers?
    What type of reader best describes you?
    I agree to the terms & conditions
    You may receive emails regarding this submission. Any emails will include the ability to opt-out of future communications.

    CUSTOMER RATINGS AND REVIEWS AND QUESTIONS AND ANSWERS TERMS OF USE

    These Terms of Use govern your conduct associated with the Customer Ratings and Reviews and/or Questions and Answers service offered by Bookswagon (the "CRR Service").


    By submitting any content to Bookswagon, you guarantee that:
    • You are the sole author and owner of the intellectual property rights in the content;
    • All "moral rights" that you may have in such content have been voluntarily waived by you;
    • All content that you post is accurate;
    • You are at least 13 years old;
    • Use of the content you supply does not violate these Terms of Use and will not cause injury to any person or entity.
    You further agree that you may not submit any content:
    • That is known by you to be false, inaccurate or misleading;
    • That infringes any third party's copyright, patent, trademark, trade secret or other proprietary rights or rights of publicity or privacy;
    • That violates any law, statute, ordinance or regulation (including, but not limited to, those governing, consumer protection, unfair competition, anti-discrimination or false advertising);
    • That is, or may reasonably be considered to be, defamatory, libelous, hateful, racially or religiously biased or offensive, unlawfully threatening or unlawfully harassing to any individual, partnership or corporation;
    • For which you were compensated or granted any consideration by any unapproved third party;
    • That includes any information that references other websites, addresses, email addresses, contact information or phone numbers;
    • That contains any computer viruses, worms or other potentially damaging computer programs or files.
    You agree to indemnify and hold Bookswagon (and its officers, directors, agents, subsidiaries, joint ventures, employees and third-party service providers, including but not limited to Bazaarvoice, Inc.), harmless from all claims, demands, and damages (actual and consequential) of every kind and nature, known and unknown including reasonable attorneys' fees, arising out of a breach of your representations and warranties set forth above, or your violation of any law or the rights of a third party.


    For any content that you submit, you grant Bookswagon a perpetual, irrevocable, royalty-free, transferable right and license to use, copy, modify, delete in its entirety, adapt, publish, translate, create derivative works from and/or sell, transfer, and/or distribute such content and/or incorporate such content into any form, medium or technology throughout the world without compensation to you. Additionally,  Bookswagon may transfer or share any personal information that you submit with its third-party service providers, including but not limited to Bazaarvoice, Inc. in accordance with  Privacy Policy


    All content that you submit may be used at Bookswagon's sole discretion. Bookswagon reserves the right to change, condense, withhold publication, remove or delete any content on Bookswagon's website that Bookswagon deems, in its sole discretion, to violate the content guidelines or any other provision of these Terms of Use.  Bookswagon does not guarantee that you will have any recourse through Bookswagon to edit or delete any content you have submitted. Ratings and written comments are generally posted within two to four business days. However, Bookswagon reserves the right to remove or to refuse to post any submission to the extent authorized by law. You acknowledge that you, not Bookswagon, are responsible for the contents of your submission. None of the content that you submit shall be subject to any obligation of confidence on the part of Bookswagon, its agents, subsidiaries, affiliates, partners or third party service providers (including but not limited to Bazaarvoice, Inc.)and their respective directors, officers and employees.

    Accept

    New Arrivals


    Inspired by your browsing history


    Your review has been submitted!

    You've already reviewed this product!